Concurrent error recovery with near-zero latency in synthesized ASICs | IEEE Conference Publication | IEEE Xplore