Instruction scheduling for power reduction in processor-based system design | IEEE Conference Publication | IEEE Xplore