Using combinational verification for sequential circuits | IEEE Conference Publication | IEEE Xplore