Accounting for various register allocation schemes during post-synthesis verification of RTL designs | IEEE Conference Publication | IEEE Xplore