Automating the sizing of analog CMOS circuits by consideration of structural constraints | IEEE Conference Publication | IEEE Xplore