Testing the configurable interconnect/logic interface of SRAM-based FPGA's | IEEE Conference Publication | IEEE Xplore