Minimizing sensitivity to delay variations in high-performance synchronous circuits | IEEE Conference Publication | IEEE Xplore