Power and delay reduction via simultaneous logic and placement optimization in FPGAs | IEEE Conference Publication | IEEE Xplore