Optimal hardware pattern generation for functional BIST | IEEE Conference Publication | IEEE Xplore