A VHDL-based methodology for the design and verification of pipeline A/D converters | IEEE Conference Publication | IEEE Xplore