Architectural power optimization by bus splitting | IEEE Conference Publication | IEEE Xplore