A new partitioning method for parallel simulation of VLSI circuits on transistor level | IEEE Conference Publication | IEEE Xplore