Multi-node static logic implications for redundancy identification | IEEE Conference Publication | IEEE Xplore