A memory architecture with 4-address configurations for video signal processing | IEEE Conference Publication | IEEE Xplore