Exploiting hierarchy for multiple error correction in combinational circuits | IEEE Conference Publication | IEEE Xplore