A pseudo relay-insensitive timing model to synthesising low-power asynchronous circuits | IEEE Conference Publication | IEEE Xplore