CMOS sizing rule for high performance long interconnects | IEEE Conference Publication | IEEE Xplore