Dual threshold voltage domino logic synthesis for high performance with noise and power constraint | IEEE Conference Publication | IEEE Xplore