A hierarchical test scheme for system-on-chip designs | IEEE Conference Publication | IEEE Xplore