Loading [a11y]/accessibility-menu.js
Time-energy design space exploration for multi-layer memory architectures | IEEE Conference Publication | IEEE Xplore

Time-energy design space exploration for multi-layer memory architectures


Abstract:

This paper presents an exploration algorithm which examines execution time and energy consumption of a given application, while considering a parameterized memory archite...Show More

Abstract:

This paper presents an exploration algorithm which examines execution time and energy consumption of a given application, while considering a parameterized memory architecture. The input to our algorithm is an application given as an annotated task graph and a specification of a multi-layer memory architecture. The algorithm produces Pareto trade-off points representing different multi-objective execution options for the whole application. Different metrics are used to estimate parameters for application-level Pareto points obtained by merging all Pareto diagrams of the tasks composing the application. We estimate application execution time although the final scheduling is not yet known. The algorithm makes it possible to trade off the quality of the results and its runtime depending on the used metrics and the number of levels in the hierarchical composition of the tasks' Pareto points. We have evaluated our algorithm on a medical image processing application and randomly generated task graphs. We have shown that our algorithm can explore huge design space and obtain (near) optimal results in terms of Pareto diagram quality.
Date of Conference: 16-20 February 2004
Date Added to IEEE Xplore: 08 March 2004
Print ISBN:0-7695-2085-5
Print ISSN: 1530-1591
Conference Location: Paris, France

Contact IEEE to Subscribe

References

References is not available for this document.