Polynomial abstraction for verification of sequentially implemented combinational circuits | IEEE Conference Publication | IEEE Xplore