A 0.18 /spl mu/m CMOS implementation of on-chip analogue test signal generation from digital test patterns | IEEE Conference Publication | IEEE Xplore