Hierarchical modeling and simulation of large analog circuits | IEEE Conference Publication | IEEE Xplore