Impact of test point insertion on silicon area and timing during layout | IEEE Conference Publication | IEEE Xplore