CMOS structures suitable for secured hardware | IEEE Conference Publication | IEEE Xplore