A high-speed transceiver architecture implementable as synthesizable IP core | IEEE Conference Publication | IEEE Xplore