Design of very deep pipelined multipliers for FPGAs | IEEE Conference Publication | IEEE Xplore