Compositional, efficient caches for a chip multi-processor | IEEE Conference Publication | IEEE Xplore