Soft Delay Error Analysis in Logic Circuits | IEEE Conference Publication | IEEE Xplore