Using conjugate symmetries to enhance gate-level simulations | IEEE Conference Publication | IEEE Xplore