Performance Evaluation for System-on-Chip Architectures using Trace-based Transaction Level Simulation | IEEE Conference Publication | IEEE Xplore