Techniques for Designing Noise-Tolerant Multi-Level Combinational Circuits | IEEE Conference Publication | IEEE Xplore