On Modeling and Testing of Lithography Related Open Faults in Nano-CMOS Circuits | IEEE Conference Publication | IEEE Xplore