Finding the Worst Voltage Violation in Multi-Domain Clock Gated Power Network | IEEE Conference Publication | IEEE Xplore