Zero-Efficient Buffer Design for Reliable Network-on-Chip in Tiled Chip-Multi-Processor | IEEE Conference Publication | IEEE Xplore