Masking timing errors on speed-paths in logic circuits | IEEE Conference Publication | IEEE Xplore