Test architecture design and optimization for three-dimensional SoCs | IEEE Conference Publication | IEEE Xplore