A study on placement of post silicon clock tuning buffers for mitigating impact of process variation | IEEE Conference Publication | IEEE Xplore