Bitstream relocation with local clock domains for partially reconfigurable FPGAs | IEEE Conference Publication | IEEE Xplore