Enabling concurrent clock and power gating in an industrial design flow | IEEE Conference Publication | IEEE Xplore