Optimizing the HW/SW boundary of an ECC SoC design using control hierarchy and distributed storage | IEEE Conference Publication | IEEE Xplore