Learning early-stage platform dimensioning from late-stage timing verification | IEEE Conference Publication | IEEE Xplore