Defect-aware logic mapping for nanowire-based programmable logic arrays via satisfiability | IEEE Conference Publication | IEEE Xplore