Approximate logic synthesis for error tolerant applications | IEEE Conference Publication | IEEE Xplore