BCDL: A high speed balanced DPL for FPGA with global precharge and no early evaluation | IEEE Conference Publication | IEEE Xplore