An on-chip clock generation scheme for faster-than-at-speed delay testing | IEEE Conference Publication | IEEE Xplore