Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network

Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network | IEEE Conference Publication | IEEE Xplore