Reversible logic synthesis through ant colony optimization | IEEE Conference Publication | IEEE Xplore