Timing modeling for digital sub-threshold circuits | IEEE Conference Publication | IEEE Xplore