Towards a chip level reliability simulator for copper/low-k backend processes | IEEE Conference Publication | IEEE Xplore